Teradyne · North Reading, MA, US
RTL Designer for advanced node ASIC development at Teradyne's Digital ASIC Group, responsible for designing large Mixed Signal ASICs for next-generation test instruments through all development phases including specification, design, verification, physical design, and silicon bringup.