Teradyne · San Jose, CA, US
Lead hardware architecture and design for IC testers in the Memory Tester Business Unit, managing complex multi-board systems from concept through production release.